N-Channel Enhancement-Mode Vertical DMOS FET

Features
- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low Ciss and fast switching speeds
- Excellent thermal stability
- Integral source-drain diode
- High input impedance and high gain

Applications
- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

General Description
This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex’s well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex’s vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Option</th>
<th>BV_{DSS}/BV_{DGS} (V)</th>
<th>R_{DS(ON)} (max) (Ω)</th>
<th>I_{D(ON)} (min) (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VN0106</td>
<td>VN0106N3-G</td>
<td>60</td>
<td>3.0</td>
<td>2.0</td>
</tr>
</tbody>
</table>

-G indicates package is RoHS compliant (“Green”)

Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drain-to-source voltage</td>
<td>BV_{DSS}</td>
</tr>
<tr>
<td>Drain-to-gate voltage</td>
<td>BV_{DGS}</td>
</tr>
<tr>
<td>Gate-to-source voltage</td>
<td>±20V</td>
</tr>
<tr>
<td>Operating and storage temperature</td>
<td>-55°C to +150°C</td>
</tr>
<tr>
<td>Soldering temperature*</td>
<td>300°C</td>
</tr>
</tbody>
</table>

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

* Distance of 1.6mm from case for 10 seconds.

Product Marking

YY = Year Sealed
WW = Week Sealed

= “Green” Packaging

Package may or may not include the following marks: Si or 

TO-92 (N3)
### Electrical Characteristics (\(T_A = 25^\circ C\) unless otherwise specified)

<table>
<thead>
<tr>
<th>Sym</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(BV_{DSS})</td>
<td>Drain-to-source breakdown voltage</td>
<td>60</td>
<td>-</td>
<td>-</td>
<td>V</td>
<td>(V_{GS} = 0V, I_D = 1.0)mA</td>
</tr>
<tr>
<td>(V_{GS(th)})</td>
<td>Gate threshold voltage</td>
<td>0.8</td>
<td>-</td>
<td>2.4</td>
<td>V</td>
<td>(V_{GS} = V_{DS}, I_D = 1.0)mA</td>
</tr>
<tr>
<td>(\Delta V_{GS(th)})</td>
<td>Change in (V_{GS(th)}) with temperature</td>
<td>-</td>
<td>-3.8</td>
<td>-5.5</td>
<td>mV/(^\circ)C</td>
<td>(V_{GS} = V_{DS}, I_D = 1.0)mA</td>
</tr>
<tr>
<td>(I_{GSS})</td>
<td>Gate body leakage</td>
<td>-</td>
<td>-</td>
<td>100</td>
<td>nA</td>
<td>(V_{GS} = \pm 20V, V_{DS} = 0V)</td>
</tr>
<tr>
<td>(I_{DSS})</td>
<td>Zero gate voltage drain current</td>
<td>-</td>
<td>-</td>
<td>1.0</td>
<td>(\mu)A</td>
<td>(V_{GS} = 0V, V_{DS} = )Max Rating</td>
</tr>
<tr>
<td>(I_{D(ON)})</td>
<td>On-state drain current</td>
<td>0.5</td>
<td>1.0</td>
<td>-</td>
<td>A</td>
<td>(V_{GS} = 5.0V, V_{DS} = 25V)</td>
</tr>
<tr>
<td>(R_{DS(ON)})</td>
<td>Static drain-to-source on-state resistance</td>
<td>-</td>
<td>3.0</td>
<td>5.0</td>
<td>(\Omega)</td>
<td>(V_{GS} = 5.0V, V_{DS} = 250mA)</td>
</tr>
<tr>
<td>(\Delta R_{DS(ON)})</td>
<td>Change in (R_{DS(ON)}) with temperature</td>
<td>-</td>
<td>0.70</td>
<td>1.0</td>
<td>(%/)(^\circ)C</td>
<td>(V_{GS} = 10V, I_D = 1.0)A</td>
</tr>
<tr>
<td>(G_{FS})</td>
<td>Forward transductance</td>
<td>300</td>
<td>450</td>
<td>-</td>
<td>mmho</td>
<td>(V_{DS} = 25V, I_D = 500mA)</td>
</tr>
<tr>
<td>(C_{GS})</td>
<td>Input capacitance</td>
<td>-</td>
<td>55</td>
<td>65</td>
<td>pF</td>
<td>(V_{GS} = 0V, V_{DS} = 25)(V), (f = 1.0MHz)</td>
</tr>
<tr>
<td>(C_{GSS})</td>
<td>Common source output capacitance</td>
<td>-</td>
<td>20</td>
<td>25</td>
<td>pF</td>
<td>(V_{GS} = 0V, V_{DS} = 25)(V), (f = 1.0MHz)</td>
</tr>
<tr>
<td>(C_{RSS})</td>
<td>Reverse transfer capacitance</td>
<td>-</td>
<td>5.0</td>
<td>8.0</td>
<td>pF</td>
<td>(V_{GS} = 0V, V_{DS} = 25)(V), (f = 1.0MHz)</td>
</tr>
<tr>
<td>(t_{(ON)})</td>
<td>Turn-on delay time</td>
<td>-</td>
<td>3.0</td>
<td>5.0</td>
<td>ns</td>
<td>(V_{DD} = 25)(V), (I_{D} = 1.0)(A), (R_{GEN} = 25)(\Omega)</td>
</tr>
<tr>
<td>(t_{r})</td>
<td>Rise time</td>
<td>-</td>
<td>5.0</td>
<td>8.0</td>
<td>ns</td>
<td>(V_{DD} = 25)(V), (I_{D} = 1.0)(A), (R_{GEN} = 25)(\Omega)</td>
</tr>
<tr>
<td>(t_{(OFF)})</td>
<td>Turn-off delay time</td>
<td>-</td>
<td>6.0</td>
<td>9.0</td>
<td>ns</td>
<td>(V_{GS} = 0V, I_{SD} = 1.0)A</td>
</tr>
<tr>
<td>(t_{f})</td>
<td>Fall time</td>
<td>-</td>
<td>5.0</td>
<td>8.0</td>
<td>ns</td>
<td>(V_{GS} = 0V, I_{SD} = 1.0)A</td>
</tr>
<tr>
<td>(V_{SD})</td>
<td>Diode forward voltage drop</td>
<td>-</td>
<td>1.2</td>
<td>1.8</td>
<td>V</td>
<td>(V_{GS} = 0V, I_{SD} = 1.0)A</td>
</tr>
<tr>
<td>(t_{rr})</td>
<td>Reverse recovery time</td>
<td>-</td>
<td>400</td>
<td>-</td>
<td>ns</td>
<td>(V_{GS} = 0V, I_{SD} = 1.0)A</td>
</tr>
</tbody>
</table>

**Notes:**
1. All D.C. parameters 100% tested at 25\(^\circ\)C unless otherwise stated. (Pulse test: 300\(\mu\)s pulse, 2\% duty cycle.)
2. All A.C. parameters sample tested.
Typical Performance Curves

**Output Characteristics**

- $V_{GS} = 10V$
- $V_{GS} = 8V$
- $V_{GS} = 6V$
- $V_{GS} = 4V$

**Saturation Characteristics**

- $V_{GS} = 10V$
- $V_{GS} = 8V$
- $V_{GS} = 6V$
- $V_{GS} = 4V$

**Transconductance vs. Drain Current**

- $V_{DS} = 25V$
- $T_A = 55^\circ C$
- $25^\circ C$
- $125^\circ C$

**Power Dissipation vs. Case Temperature**

- $P_D$ (watts)
- $T_C$ (°C)
- TO-92

**Maximum Rated Safe Operating Area**

- $I_D$ (amperes)
- $V_{DS}$ (volts)
- TO-92 (O.D)
- $T_C = 25^\circ C$

**Thermal Response Characteristics**

- Thermal Resistance (normalized)
- $T_C = 25^\circ C$
- TO-92
- $P_D = 1W$
Typical Performance Curves (cont.)

**BV_{DSS} Variation with Temperature**

- Graph showing BV_{DSS} (normalized) against T_j (°C).

**On-Resistance vs. Drain Current**

- Graph showing R_{DS(on)} (ohms) against I_D (amperes).
  - Curves for V_GS = 5V and V_GS = 10V.

**Transfer Characteristics**

- Graph showing I_D (amperes) against V_GS (volts).
  - Curves for V_DS = 25V, T_A = -55°C, 25°C, 125°C.

**V_{th} and R_{DS} Variation with Temperature**

- Graph showing R_{DS(on)} (normalized) against T_j (°C).
  - Curves for R_{DS} @ 10V, 1.0A, V_{th} @ 1mA, R_{DS} @ 5V, 0.25A.

**Capacitance vs. Drain-to-Source Voltage**

- Graph showing C (picoFarads) against V_DS (volts).
  - Curves for C_{ISS}, C_{OSS}, C_{RSS}.

**Gate Drive Dynamic Characteristics**

- Graph showing V_GS (volts) against Q_G (nanocoulombs).
  - Curves for V_DS = 10V, 40V, 80 pF.
3-Lead TO-92 Package Outline (N3)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>A</th>
<th>b</th>
<th>c</th>
<th>D</th>
<th>E</th>
<th>E1</th>
<th>e</th>
<th>e1</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimensions (inches)</td>
<td>MIN</td>
<td>.170</td>
<td>.014†</td>
<td>.014†</td>
<td>.175</td>
<td>.125</td>
<td>.080</td>
<td>.095</td>
<td>.045</td>
</tr>
<tr>
<td></td>
<td>NOM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>MAX</td>
<td>.210</td>
<td>.022†</td>
<td>.022†</td>
<td>.205</td>
<td>.165</td>
<td>.105</td>
<td>.105</td>
<td>.055</td>
</tr>
</tbody>
</table>

JEDEC Registration TO-92.
* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.
† This dimension is a non-JEDEC dimension.

Drawings not to scale.
Supertex Doc.#: DSPD-3TO92N3, Version D080408.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [http://www.supertex.com/packaging.html](http://www.supertex.com/packaging.html).)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: [http://www.supertex.com](http://www.supertex.com).